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ABSTRACT
Convolutional neural network (CNN) dataflow inference acceler-
ators implemented in Field Programmable Gate Arrays (FPGAs)
have demonstrated increased energy efficiency and lower latency
compared to CNN execution on CPUs or GPUs. However, the com-
plex shapes of CNN parameter memories do not typically map well
to FPGA on-chip memories (OCM), which results in poor OCM
utilization and ultimately limits the size and types of CNNs which
can be effectively accelerated on FPGAs. In this work, we present a
design methodology that improves the mapping efficiency of CNN
parameters to FPGA OCM. We frame the mapping as a bin pack-
ing problem and determine that traditional bin packing algorithms
are not well suited to solve the problem within FPGA- and CNN-
specific constraints. We hybridize genetic algorithms and simulated
annealing with traditional bin packing heuristics to create flexible
mappers capable of grouping parameter memories such that each
group optimally fits FPGA on-chip memories. We evaluate these
algorithms on a variety of FPGA inference accelerators. Our hy-
brid mappers converge to optimal solutions in a matter of seconds
for all CNN use-cases, achieve a reduction of up to 65% in OCM
required for deep CNNs, and are up to 200× faster than current
state-of-the-art simulated annealing approaches.
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1 INTRODUCTION
Convolutional Neural Networks (CNNs) have achieved state of the
art performance on image classification, object detection, image
semantic segmentation and other computer vision tasks and have
become an important part of both data-center and embedded work-
loads. Modern high-accuracy CNNs are typically deep, i.e. they con-
sist of a large number of convolutional layers, each trained through
backpropagation. The large number of layers is a key enabler of
CNN performance but creates difficulties for their implementation
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due to the large total number of parameters and the high latency of
executing very deep CNNs which makes real-time inference diffi-
cult. To reduce inference latency, modern systems typically utilize
parallel computing accelerators for CNN inference, either GPUs
or Field Programmable Gate Arrays (FPGAs). To date, on FPGA,
custom dataflow CNN inference accelerators have achieved the
best combination of low latency, high throughput, and low power
dissipation [1]. In the custom dataflow approach, each CNN layer
is executed on a dedicated section of the FPGA and its parameters
are stored in a dedicated part of the FPGA on-chip memory (OCM),
such that the inference process can occur without data ever leaving
the FPGA chip, eliminating the high latency and power dissipation
associated with external memory reads and writes.
Of course, a key prerequisite for the custom dataflow approach
is for the CNN parameters to fit in FPGA on-chip memory. While
quantization and pruning techniques have been successful in re-
ducing the overall size of the CNN parameter memories, one aspect
of CNN accelerator design has not been approached in previous
work: how to optimally map the diversely-shaped CNN parameter
memories to FPGA OCM. In the case of several of the published
CNN accelerators, the mapping efficiency is below 70%, i.e. for
structural reasons 30% of the FPGA OCM bits cannot be utilized.
This inefficiency is proportional to inference throughput in frames
per second and also increases with the CNN depth.
In this paper we introduce a CNN accelerator memory subsys-
tem construction methodology which enables increased memory
mapping efficiency. We achieve this by co-locating multiple CNN
parameter memories in a single bank of FPGA OCM, and taking
advantage of the multi-port capability of the FPGA memories to
minimize the impact to CNN inference performance. Given this de-
sign approach, the challenge becomes how to optimally pack CNN
parameter memories into available physical memories to achieve
the highest memory utilization efficiency within certain through-
put constraints. Additionally, given the recent popularity of design
space exploration (DSE) techniques for automatically discovering
pareto-optimal CNN accelerator configurations [19, 22], any mem-
ory packing algorithm must be very fast to be able to run in the
inner loop of a DSE process. Given these considerations, the contri-
butions of this paper are as follows:
• We present a novel heuristic which hybridizes Genetic Algo-
rithms and Simulated Annealing with traditional bin packing
algorithms to achieve high-efficiency mapping of CNN pa-
rameter memories to FPGA OCM
• We apply the proposed algorithms on a number of CNN
accelerators from previously published work, as well as 3
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Figure 1: CNN Mapped to Dataflow Accelerator on FPGA
new accelerators, and demonstrate an increase of up to 65% in
the mapping efficiency, and up to 39% reduction in required
FPGA OCM size, achieved after running the optimization
for under 5 seconds in most cases.
• We compare our proposed algorithms against the state-of-
the-art simulated annealing based algorithm in the field and
observe 8% increase in efficiency as well as over 200× in-
crease in optimization speed.
The rest of the paper is structured as follows. Sections 2 and 3
provide background and state the problem. In section 4 we present
our genetic algorithm and simulated annealing based mapping
algorithms. We show in section 5 that our algorithms improve on
previous work in this domain [7, 24] in both quality of results (i.e
final mapping efficiency) and optimization speed for large dataflow
CNN accelerators.
2 FPGA ACCELERATED CNN INFERENCE
2.1 Accelerator Architectures
We distinguish two typical approaches of accelerating CNN infer-
ence on FPGAs. The first approach leverages a GPU-like matrix of
processing engines implemented in FPGA, where the correspond-
ing scheduler determines how to best map the operations of the
CNN onto the hardware architecture, typically resulting in a layer
by layer compute pattern. The second approach, which is the target
of our efforts, leverages feed forward dataflow implementations
where the accelerator implements a pipeline of per-layer dedicated
compute and associated on-chip parameter memories, as illustrated
in Fig. 1. All layers of the neural network are in essence spatially un-
rolled. Benefits are typically lower latency and and higher through-
put. However, as all weights remain in OCM, this becomes the
primary bottleneck and limits the layer depth and type of CNN that
can be deployed on a single device.
To alleviate this bottleneck, but also to help with the overall
computational burden, many optimization techniques have been
proposed, with quantization and pruning being two of the most pop-
ular schemes [10]. Quantization is a particularly effective optimiza-
tion for neural network inference. On smaller image classification
tasks such as MNIST, SVHN and CIFAR-10, heavily quantized CNNs
can achieve significant memory reduction, directly proportional to
the reduction in precision, with small loss in accuracy, even when
reducing the precision to 1 or very few bits [3, 25]. Furthermore,
novel quantization schemes such as [2], and new training and opti-
mization techniques [18, 26] can potentially recoup the accuracy.
Similarly, pruning can dramatically reduce the size of CNN param-
eter memory by removing all convolutional filters with sensitivity
(sum of magnitude of all included weights) below a set threshold.
The progress on quantization and pruning has enabled the imple-
mentation of multiple dataflow accelerators and accelerator frame-
works [1, 9, 23] for binarized and quantized CNNs in FPGA. Nev-
ertheless, most dataflow accelerators described in previous work
still target relatively small binarized CNNs which achieve accept-
able accuracy on simple image and speech processing tasks (e.g.
classification for MNIST, CIFAR10, SVHN datasets). Dataflow-style
FPGA-accelerated binarized CNNs for the Imagenet [5] 1000-class
classification problem have been developed utilizing the FINN [1]
and ReBNet [9] accelerator frameworks, but have limited Top-1
accuracy compared to equivalent GPU and CPU inference solutions,
in the range of 40-50%.
To date, achieving state of the art accuracy with dataflow accel-
erators in FPGA remains a challenge. While approaches such as
utilizing higher weight precision, e.g. 2-bit ternary quantization
[17] instead of binary, or deeper NNs such as ResNet-50 [11] have
the potential to increase achievable accuracy, they also significantly
increase the size of the required on-chip weight storage, making
dataflow acceleration difficult.
2.2 Memory Efficiency vs. Throughput in
Dataflow CNNs
For the remainder of this paper, unless otherwise indicated, we
assume FPGA dataflow accelerators are constructed using the archi-
tectural principles of the FINN framework [23]. In FINN-style accel-
erators, convolutions are lowered to matrix multiplications which
are computed by carefully scheduling data to multiply-accumulate
(MAC) circuitry on the FPGA fabric. The computational throughput
of each layer of the accelerator is controlled by several parallelism
variables: the number of vector processing elements (PEs), denoted
NPE , the vector length of the PE, denoted NSIMD , and the number
of pixels processed in parallel, denoted NMMV . The total number
of MAC operations executing in parallel at any given time for any
layer is equal the product NPE × NSIMD × NMMV . To fully utilize
the fabric computational resources (Look-up Tables - LUTs - and
embedded DSP processors) and therefore maximize throughput, we
must perform many MACs in parallel.
However, this approach forces specific shapes on the parameter
memory, in order to achieve parameter readback at the same rate
as the compute. Specifically, in each clock cycle and for each layer,
the parameter memory must deliver NPE × NSIMD parameters
to the MAC circuits (NMMV is not relevant because pixels share
parameters). As such, the memories storing the parameters must
have a word width equal to the product NPE ×NSIMD ×W , where
W is the bitwidth of each parameter. Therefore, as the parallelism
(and inference throughput) increase, parameter memories must
become wider, and because the total number of parameters for
each layer is constant, the depth of the parameter memory must
become smaller. In contrast, FPGA OCM consists of block RAM
memories (BRAMs) which have a fixed narrow and deep aspect
ratio, e.g. 18-bit wide 1024-deep in Xilinx FPGAs. Because of this
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Figure 2: Efficiency decreases with increased parallelism
shape mismatch, CNN parameter memories map inefficiently to
BRAM, and given the link between CNN parameter memory shapes
and MAC parallelism, high computational throughput implies low
BRAM efficiency, and vice-versa.
Figure 2 illustrates this effect. We start from an ideal case of the
parameter memory (weight buffer) mapping perfectly to one BRAM.
If NSIMD increases by a factor of 2, the shape of the weight buffer
must adjust accordingly, and now two adjacent BRAMs must be
utilized to each store one half of the buffer. Because the depth has
been reduced to half, the efficiency is now 50%, and can be reduced
even further if we increase NSIMD more.
In each case, as the parameter memory becomes wider to provide
more parameters in each read cycle, it also becomes shallower and
utilizes more BRAMs for implementation. We define the physical
RAM mapping efficiency as in Equation 1, where D is the depth of
the parameter memory, ⌈⌉ denotes rounding up to nearest integer,
andWBRAM and DBRAM denote the width and depth of one BRAM
respectively, in bits. Here, the numerator indicates the bits required
to be stored and the denominator indicates the total capacity of the
BRAM required to actually implement the weight buffer, defined as
the product of the width and depth of each physical RAMmultiplied
by the number of utilized RAMs. The efficiency scales inversely
proportional to the exploited parallelism, an undesirable effect.
E =
NPE · NSIMD ·W · D
WBRAM · DBRAM ·
⌈
NPE ·NSIMD ·W
WBRAM
⌉
·
⌈
D
DBRAM
⌉ (1)
Secondly, in the FINN dataflow approach, buffer depth D is pro-
portional to the product of the convolutional kernel size K and the
number of channelsC .K is typically an odd number, most often 3 or
5 in modern CNN topologies, while C is typically a power of 2 but
can be odd if e.g. pruning has been applied to the CNN parameters.
Therefore D most of the time does not evenly divide the depth of
a physical BRAM, leading to frequent under-fill of the allocated
BRAMs.
2.3 DSE for CNN accelerators
It is typically the responsibility of a framework-specific resource
allocator or design space exploration tool to set the correct value
for each parallelism variable in each layer of the CNN dataflow
accelerator to maximize overall throughput while remaining within
the OCM capacity and LUT/DSP constraints of the target FPGA.
Previous work in this area [19, 22] has demonstrated that exten-
sive automated search in the design space can identify accelerator
configurations better than human designers. As FPGA-accelerated
CNNs become deeper and the total number of parallelism variables
increases, we expect this trend to continue, as long as appropriate
tools exist to quickly estimate the LUT, DSP and OCM require-
ments of an accelerator from a given set of values of the parallelism
variables.
3 PROBLEM STATEMENT
Given the strict constraints on the shape of CNN parameter mem-
ories, and the fixed shape of FPGA BRAMs, solving the efficiency
problem is a matter of finding a way to utilize the space left after
one parameter memory has been mapped to a (set of) BRAMs. A
straight-forward way to utilize this space is to map a second pa-
rameter memory (or more, if possible) in the empty space. In this
approach, the efficiency maximizing problem is analogous to a bin
packing problem: the problem of trying to pack a set of objects of
varying sizes into bins of certain capacities, with a goal to utilize
as few as possible bins to pack all the objects. Here we consider the
various CNN parameter memories as the objects, and the physical
BRAM instances (or combinations thereof) as the bins into which
the objects should be packed. Since this problem is NP-hard, good
heuristics are required to obtain acceptable solutions fast.
The primary factors that make our memory packing problem
different from the classical bin packing problem, is that the bins in
this case (the block RAM instances) have a limited number of ports
which can be used to for parameter reads. For example, if using
Xilinx FPGAs, memories have 2 ports, and if we pack 2 parameter
memories in one BRAM, we can read one parameter in every clock
cycle from each of the packed memories, and the original through-
put of the accelerator is maintained. However, beyond 2 parameter
memories per BRAM, access to the parameter memories is achieved
through time multiplexing of ports, which implies the MAC unit
of the accelerators will not be fed parameters in every cycle and
the inference throughput suffers. Therefore, beyond simply filling
the bin, a good algorithm must also minimize the number of items
per bin in order to preserve the inference throughput. In practice,
we desire to set an upper limit to the number of items per bin,
a so-called cardinality constraint. Secondly, block RAMs can be
combined in various ways such that the bins in our case can have
variable widths and depths, and therefore have variable capacities.
These differences significantly deteriorate the efficacy of classi-
cal bin packing heuristics that are covered in the literature, since
these heuristics build on the concept that an unlimited amount
of small items can be used to fill up bins that are almost full. The
cardinality constrained version of the bin packing problem was
initially explored by Krause et. al. [14] and Kellerer and Pferschy
[12]. Though despite taking the cardinality constraints explicitly
into account, they obtain poor packing results and assume fixed bin
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sizes, which make these algorithms unsuitable for mapping CNN
parameter memories to physical RAMs on FPGA.
Some of the highest performing bin packing algorithms explored
in recent literature use genetic algorithms to solve the bin packing
problem [6, 20]. In these works, genetic algorithms are combined
with classical bin packing heuristics to deliver high quality packing
results. More importantly, the proposed strategies utilize an efficient
chromosome encoding scheme that was introduced by Falkenauer
and Delchambre [7]. This scheme allows for better exploration of
the search space. Since these implementations do not take cardinal-
ity constraints into account, some modifications are required before
these strategies can be applied to the memory packing problem.
The specific problem of efficient mapping of logical buffers to
block RAMs has also been approached in MPack [24], where a sim-
ulated annealing algorithm is utilized to discover a good mapping
of multiple logical buffers in a single block RAM, but is only demon-
strated on relatively small examples compared to modern inference
accelerators.
4 PACKING CNN MEMORIES TO FPGA
Previously we established that solving the memory packing prob-
lem equates to solving a bin packing problemwith a set of hardware
constraints, and that genetic algorithms (GA) and simulated an-
nealing (SA) are promising approaches to solve the bin packing
problem within the stated constraints. Existing realizations of GA
bin packers incorporate recombination techniques that yield good
results when there is no upper limit on the amount of items that
can be packed into a bin of fixed capacity. Conversely, Vasiljevic
and Chow solve the memory packing problem with a simulated
annealing approach that explores the search space with random
movement of items between bins, referred to as buffer swaps, which
can be inefficient for large numbers of bins. We improve on these ap-
proaches by introducing next-fit dynamic, which is a new heuristic
that explicitly takes the custommemory packing related constraints
into account and enables a faster and more efficient exploration of
the search space. We then embed this heuristic into GA and SA.
4.1 Next-Fit Dynamic Heuristic
Next-fit dynamic (NFD) is a recombination technique that is based
on the simplest bin packing heuristic next-fit, which has time com-
plexityO(n). As can be seen in Algorithm 1, the NFD heuristic takes
as input a list of bins, where each bin contains one or more items.
Out of this list we mark the bins that map poorly to BRAM, using
an efficiency threshold, decompose the bins into their constituent
buffers, and subsequently try to re-pack the buffers into new bins,
dynamically adjusting the size of the bin currently being packed
according to known BRAM composition rules, e.g. a bin can have
widths multiple ofWBRAM bits and depths multiple of DBRAM .
By design, NFD only adds an additional buffer into an already
populated bin if the resulting bin composition leads to less BRAM
space being wasted. We allow, however, small admission probabil-
ities (Pwadm and P
h
adm ) that occasionally accept packing configu-
rations that do not immediately improve the mapping efficiencies
of the width and height of a bin respectively, to increase the ex-
ploration ability of the heuristic and its embedding optimization
algorithm.
PE1
PE2
0
1
PE0
PE1 PE2
PE3 PE0 PE3
PE4
chromosome
bin 0 bin 1 bin 2 bin 3 bin 4
3
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Figure 3: Bin Per Gene Chromosome Encoding
The NFD strategy enables us to explore large search spaces faster
and gives us more control over bin compositions (i.e. not unneces-
sarily packing buffers if it won’t lead to BRAM savings). Moreover,
this additional control also enables us to add supplementary restric-
tions. One example of such a restriction is to exclusively explore bin
packing configurations that contain buffers belonging to the same
neural network layer (referred to as intra-layer packing), which
reduces the average distance between parameter memories and
their corresponding MAC circuits on FPGA after the resulting ac-
celerator is implemented, maximizing the operating frequency of
the inference accelerator.
Algorithm 1: Next-Fit Dynamic (NFD) Heuristic
Input: list of packed bins
Output: list of repackaged bins
1 sublist = calculateMapEfficiency(list, threshold);
2 shuffle(sublist);
3 for buffer in sublist do
4 if bin height == 0 then
5 bin← buffer;
6 update(bin width, bin height);
7 else
8 calculate(new bin height);
9 gap = calculateGap(BRAM height, bin height);
10 new gap = calculateGap(BRAM height, new bin height);
11 if length bin < max bin height AND
12 ((new gap < gap OR rnd() < Padm,h ) AND
13 (bin width == buffer width OR rnd() < Padm,w )) then
14 bin← buffer;
15 update(bin width, bin height);
16 else
17 list← bin;
18 reset(bin, bin width, bin height);
19 bin← buffer;
20 if length bin > 0 then
21 list← bin;
4.2 Genetic Algorithm Bin Packing
In this work we employ a genetic algorithm that utilizes the so
called “bin per gene” chromosome representation as illustrated in
Figure 3. Here a bin refers to a group of CNN parameter memories
that will be packed together, so each gene is a list of CNN parameter
memories.
The genetic algorithm pseudocode is listed in Algorithm 2 and
consists of repeating rounds of evolution. In each round, on a given
population of bin packing solutions, we apply mutation with a
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probability Pmut for each individual in the population, and then
perform fitness evaluation of the population. Using the fitness
values, we perform tournament selection where we extract the
best solution out of a randomly selected subset of solutions from
the current population, and add it to a new population. The selection
process is repeated until the new population has the same count as
the preceding population, which it replaces and the next evolution
round starts.
Algorithm 2: Genetic Algorithm
Input: list of partitions, max bin height
Output: BRAM cost, list of packed bins
1 initialize(population);
2 while not converged do
3 for individual in population do
4 if rnd() < Pmut then
5 mutate(individual);
6 calculateFitness(individual);
7 while new population count < population count do
8 new individual = tourSelect(population, tour size);
9 new population← new individual
10 population = new population;
Mutation. The mutation operator is the driving factor in the
process of exploring the search space. Two different operators are
utilized in this work. The first method is the buffer swap method
mentioned in [24]. Buffer swapping entails moving buffers to dif-
ferent bins, which changes the packing configuration and its as-
sociated BRAM cost. The second method is the next-fit dynamic
recombination technique - we select a number of genes, unpack
the corresponding bins and mark these memories for repackaging
with NFD.
Fitness and Selection. The factor that determineswhich individual
(solution) wins the tournament, is the fitness of that particular
individual. In our work we employ amulti-objective fitness function
where we compute a weighted sum between BRAM cost and the
layer count per bin. Solutions that result in the lowest BRAM cost,
and do so with bin configurations that contain buffers from as few
as possible different layers are more likely to make it into the next
generation. As time progresses, only the solutions that best meet
these criteria will remain.
4.3 Simulated Annealing Bin Packing
Simulated Annealing is an optimization algorithm first introduced
by Kirkpatrick et. al. in [13]. It is similar to general hill climbing al-
gorithms, but its distinguishing feature is that it occasionally jumps
between hills (i.e. makes large optimization steps) to prevent get-
ting stuck in a local optimum. This escaping behaviour is modeled
by random thermal motion that forces the algorithm to sometimes
perform (locally) disadvantageous actions. By default, the algorithm
accepts an action if it leads to a solution that optimizes a certain
cost function. If the action leads to a worse solution, that action
might still be accepted with a certain probability PA(T ) as described
in Equation 2. This probability approaches 1 for high temperatures
and decays exponentially as the temperature decreases. As a result,
the algorithm will frequently jump between hills at the start of the
annealing process, and then selects a hill to climb in the final phase.
PA(T ) = e
−∆E
T (2)
Our implementation of the simulated annealing memory packer
follows the approach as described in [24], and the general flow
is as described in Algorithm 3. We first generate a random, yet
feasible memory packing solution that adheres to the cardinality
constraint. Then we calculate the BRAM cost for this solution.
Finally, the optimization process commences as described before.
For the different versions of the SA either the simple buffer swap or
next-fit dynamic are used to “perturb” the solution. If a perturbation
was beneficial, the perturbed solution is immediately accepted.
Otherwise, the acceptance probability PA is calculated according to
the current temperature, and the acceptance of the bad move might
be reconsidered.
Algorithm 3: Simulated Annealing
Input: list of partitions, max bin height, T0, Rc
Output: BRAM cost, list of packed bins
1 initilize(solution, T);
2 cost = costFunction(solution);
3 iter = 0;
4 while not converged do
5 T = calculateTemperature(T0,Rc ,iter);
6 candidate = perturb(solution);
7 new cost = costFunction(candidate);
8 PA = probability(cost, new cost, T);
9 if new cost < cost OR rnd() < PA then
10 solution = candidate;
11 increment iter;
In all, we have defined three novel algorithms for solving the
CNN parameter memory to FPGA OCM mapping problem: genetic
algorithm using buffer swap and NFD as mutation operators, de-
noted GA-S and GA-NFD respectively, and simulated annealing
using NFD as perturbation mechanism, denoted SA-NFD. The simu-
lated annealing with buffer swap, denoted SA-S, has been published
in [24] but not evaluated for systems of the size of modern CNN
inference accelerators.
5 EVALUATION
5.1 CNN Use-Cases
We evaluate our buffer to BRAM mapping algorithms on several
CNN-based object detection and classification accelerators selected
from previous work and listed in Table 1. The table indicates the
source publication for each accelerator and also the shapes and
number of parameter memories of each accelerator, which serve as
input for our buffer to BRAM packing algorithm.
Small Image Classifiers. CNV-WxAy CNNs belong to the BNN-
Pynq1 suite of object classification accelerators. They are FINN-
style [23] FPGA accelerators and target embedded (relatively small)
1https://github.com/Xilinx/BNN-PYNQ
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FPGA devices such as the Zynq-7020. CNV-W1A1 utilizes binary
(1-bit) quantization [4] while CNV-W2A2 utilizes ternary (2-bit)
quantization [17]. Both CNNs are trained on the CIFAR-10 [15]
dataset and are able to distinguish between 10 classes of common
objects (e.g. birds, cars, dogs, etc.).
Mid-Size Image Classifiers. DoReFaNet and ReBNet are medium-
size CNNs trained for object classification on the 1000-class Im-
ageNet [5] dataset. These CNNs are both quantized versions of
AlexNet [16], a popular image classification CNN topology, use
binary (1-bit) weights, and consist of 5 convolutional layers and 3
fully-connected layers. However, they differ in the folding factors
utilized for their implementation and therefore in the shapes of
their weight memories, and as such are treated separately in our
evaluation. DoReFaNet was first binarized in [25] and implemented
in FPGA in [23]. ReBNet was described and implemented in FPGA
in [9] where it is denoted ’Arch3’.
Large Image Classifiers. ResNet-50 [11] is a high-accuracy classi-
fication CNN designed for high-accuracy image classification on
the ImageNet dataset. To our knowledge, no ResNet-50 dataflow
implementation currently exists, so we develop a folding solution
(i.e. define values for the parallelism variables of each layer) accord-
ing to the design principles of FINN accelerators [23], assuming
binarized weights and aiming to fit within the LUT capacity of the
largest commercially available Xilinx FPGA, the Alveo U250. We
also implement larger ResNet variants: ResNet-101 and ResNet-
152 which are approximately 2 and 3 times deeper than ResNet-50
respectively but share the overall structure.
Object Detectors. Tincy-YOLO was first published in [1] and is a
binarized-weight variant of YOLO [21], a popular object detection
CNN. It is a fully convolutional design consisting of 9 layers, 6 of
which utilize binary weights while two utilize 8-bit weights.
5.2 Methodology
GA Fine-Tuning. We first analyze the effect of population size on
the quality of results (packing efficiency) and convergence speed
of GA-NFD to pack the ResNet-50, in order to derive guidelines
with regard to the optimal population sizes. We evaluate a range
of population sizes from 5 to 400, with each experiment repeated 5
times with different random seeds to reduce variability. For each ex-
periment we run the optimization process for 7 minutes, which was
empirically determined to ensure convergence for all population
sizes under evaluation.
Packing Algorithm Comparison. We compare the GA and SA
packing algorithms with and without NFD, in terms of wall-clock
time to convergence and quality of results, for each of the accelera-
tors under evaluation. For all algorithms we impose a cardinality
constraint of a maximum of 4 parameter memories per physical
BRAM. The reported time to convergence is defined as the amount
of time it takes each algorithm to attain a packing result that is
within 1% of the discovered minimum. For each convergence ex-
periment, we evaluate 10 different initial random seeds.
Mapping Efficiency Increase. We calculate the efficiency of map-
ping parameter memories to FPGA OCM for each of the CNN
accelerators, targeting a maximum bin height of 4 and utilizing
Figure 4: QoR comparison for different population sizes on
ResNet-50 optimization (GA-NFD)
both inter-layer (unconstrained) and intra-layer packing strategies.
In this set of experiments, we utilize a single packing algorithm, to
be selected from the comparisons described above.
5.3 Experimental set-up
We implemented the GA and SA packing algorithms in Python code
utilizing the DEAP evolutionary computation library [8] (version
1.3.0). We execute the packing algorithms in single-thread mode
on a server equipped with Intel Xeon Silver 4110 CPUs, 128 GB of
system RAM, and SSD storage. We measure time using Python’s
time package.
To enable us to check the BRAM counts of a packing solution in
hardware, we implemented in Verilog HDL code a circuit represent-
ing a bin, (i.e. a set of assembled BRAMs with associated addressing
logic for up to 6 co-located CNN parameter memories) and a Python-
based post-processor which takes a packing solution and generates
a Vivado 2019.1 project and Block Design consisting of bin instances
configured according to the packing solution. We synthesize the
resulting Vivado project and compare the post-synthesis BRAM
counts to the software-estimated counts. We observe no difference
in practice between these measurements.
6 RESULTS
6.1 Effect of GA Population Size
The run-time and QoR (Quality of Results) of genetic algorithms
in general depends on the population size utilized. The population
size essentially dictates how many candidate solutions are subject
to selection and probabilistic mutation at any particular generation.
In Figure 4 the results of solving the memory packing problem for
ResNet-50 with GA-NFD at varying population sizes are displayed.
As can be observed, the algorithm is able to find slightly better
results as we scale the population size up to 50. Past this population
size we observe a slight regression in performance, however the
range of variation in final result after 7 minutes of optimization
is very small. Overall, we conclude that population size does not
greatly affect the QoR.
Generally we expect that genetic algorithm experiments utiliz-
ing larger population sizes will converge in a smaller number of
iterations but those iterations will each be longer in duration than
a corresponding iteration for a smaller population size. In this work
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Table 1: Baseline dataflow accelerators
Accelerator: CNV-W1A1 [23] CNV-W2A2 [23] Tincy-YOLO [1] DoReFaNet [1] ReBNet [9] RN50-W1A2
Memory Shapes 16 × (32, 144, 1) 8 × (16, 576, 2) 16 × (32, 144, 1) 136 × (45, 72, 1) 64 × (54, 256, 1) 368 × (32, 256, 1)
NPE × (NSIMD, D,W ) 16 × (32, 288, 1) 8 × (16, 1152, 2) 25 × (8, 320, 1) 64 × (34, 108, 1) 64 × (25, 384, 1) 32 × (64, 256, 1)
4 × (32, 2304, 1) 4 × (1, 8192, 2) 16 × (32, 144, 1) 32 × (64, 108, 1) 64 × (36, 384, 1) 192 × (64, 288, 1)
4 × (1, 8192, 1) 4 × (8, 9216, 2) 80 × (32, 2304, 1) 68 × (3, 144, 1) 64 × (32, 576, 1) 176 × (32, 1024, 1)
1 × (32, 18432, 1) 3 × (2, 65536, 2) 8 × (8, 64000, 1) 128 × (64, 1152, 1) 32 × (64, 1024, 1)
1 × (4, 32768, 1) 1 × (8, 73728, 2) 4 × (64, 65536, 1) 40 × (50, 2048, 1) 96 × (64, 1152, 1)
1 × (8, 32768, 1) 8 × (64, 73728, 1) 128 × (64, 2048, 1)
Total Buffers: 43 28 137 320 552 896
Figure 5: Convergence speed for different population sizes
on ResNet-50 optimization
we are interested in optimizing wall-clock time to solution. To iden-
tify the population size that minimizes wall clock time, we pack the
respective networks using increasingly larger population sizes and
analyze the convergence curves. The results of the population size
analysis for ResNet-50 and GA-NFD are illustrated in Fig. 5. The
best compromise between rapid convergence (in wall-clock time)
and quality of results is achieved at a relatively small population
size of 50 while the largest population size experiment converged
the slowest. This indicates that there is limited benefit from increas-
ing population size to large values. For the experiments performed
in this paper, population sizes of approximately 50 appear optimal.
6.2 Packing Algorithm Comparison
In this section the performance of the developed heuristic will be
evaluated. As baseline we compare the SA and GA that incorporate
next-fit dynamic against SA and GA implementations that use the
buffer swap methodology. Both versions of the GA and SA were
applied to solve the memory packing problem for the networks as
listed in Table 1. We performed extensive hyperparameter tuning
for all algorithms to ensure optimal quality of results. The cor-
responding hyperparameter settings can be found in Table 2 for
simulated annealing and for the genetic algorithm.
The runtime comparison results can be found in Table 3 for all
networks, with best results highlighted in bold where a clear win-
ner could be distinguished. It has to be mentioned that for the GA
Table 2: SA and GA Hyperparameters
Accelerator GA SA
Np Nt Pwadm P
h
adm Pmut T0 Rc
CNV-W1A1 50 5 0 0.1 0.3 30 1
CNV-W2A2 50 5 0 0.1 0.3 30 2
Tincy-YOLO 75 5 0 0.2 0.4 30 1
DoReFaNet 50 5 0.1 0.3 0.4 30 1
ReBNet Arch3 75 5 1 0.2 0.4 30 1
RN50-W1A2 75 5 0 0.1 0.4 40 0.004
RN101-W1A2 75 5 0 0.1 0.4 40 0.004
RN152-W1A2 75 5 0 0.1 0.4 40 0.004
the minimum BRAM count of all candidate solutions in a particu-
lar generation is tracked. All the algorithm are capable of quickly
solving the packing problem for the smaller CNV networks. How-
ever, as we increase the problem size (e.g. Tincy-YOLO, DoReFaNet,
ResNets) the NFD versions of the algorithms are capable of solving
the packing problem much faster, and with higher quality of results.
For the ResNets in particular, the NFD algorithms are capable of
finding solutions that require up to 8% less BRAM to implement
and reduce the required runtime by a factor of more than 200×
compared to SA-S. GA-S provides poor QoR especially for larger
networks and is also slower than all other algorithms. In general,
GA-NFD achieves the best QoR while SA-NFD is the faster.
The outlier here is the ReBNet Arch3 accelerator design. This
design contains memory partitions with a large variety in widths
(SIMD lanes), which causes difficulty for NFD as it is forced to pack
together parameter memories with misaligning widths. In order to
compete on the metrics as presented in Table 3 (i.e. BRAM cost and
runtime) the hardware constraints had to be relaxed significantly, as
is reflected by the high admission probabilities — Pwadm and P
h
adm
— as listed in Table 2. Nevertheless, the NFD-based algorithms
(especially SA-NFD) arrive at a packing solution significantly faster
than buffer swap based GA and SA.
To emphasize the differences in QoR, aside from potentially
greater BRAM reductions, the NFD algorithms also provide pack-
ing solutions with more ideal bin configurations from a hardware
design perspective. The reason for this is that the heuristic typi-
cally only packs buffers in bins when it improves the mapping of
these bins. As a consequence, the NFD algorithms typically provide
packing solutions that contain, on average, bins of lower height,
which results in lower throughput penalty.
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Table 3: Memory packing comparison of SA and GA
Buffer Swap Next-Fit Dynamic
Accelerator tSA−S (s) tGA−S (s) N SA−SBRAM N
GA−S
BRAM tSA−N FD (s) tGA−N FD (s) N
SA−N FD
BRAM N
GA−N FD
BRAM
CNV-W1A1 0.1 0.2 96 96 0.1 0.1 97 96
CNV-W2A2 0.1 0.1 188 190 0.1 0.1 190 188
Tincy-YOLO 1.8 1.7 420 428 0.1 0.2 430 420
DoReFaNet 1.0 1.6 3823 3826 0.1 0.2 3849 3794
ReBNet Arch3 40.1 57.5 2301 2313 2.2 28.9 2483 2352
RN50-W1A2 239 290 1404 1472 0.8 1.7 1368 1374
RN101-W1A2 615 935 2775 3055 0.9 3.3 2616 2616
RN152-W1A2 1024 1354 3864 4422 1.5 4.9 3586 3584
6.3 Achievable Efficiency Increase
Finally, we applied the memory packing methodology to the accel-
erators as listed in Table 1, utilizing GA-NFD which achieved the
best overall packing performance in Table 3. The packing results of
the accelerators in original and two different packed configurations
are presented in Table 4.
As briefly mentioned before, the term “intra” refers to the fact
that we only pack buffers corresponding to the same neural network
layer together, while in inter-layer packing configurations we do
not impose such constraints. The results are presented in terms
of BRAM necessary to store the CNN parameters, the resulting
mapping efficiency as dictated by Equation 1 and the reduction in
memory footprint ∆BRAM .
While the smaller accelerators benefit from the GA-NFD packing,
the most benefit is achieved for the ResNet accelerators, which are
configured for high throughput and therefore have a low initial
memory mapping efficiency roughly around 50%. We also note that
the added constraint of intra-layer mapping does not significantly
degrade the achievable efficiency - in most cases the intra-layer
efficiency is within 5% of the inter-layer efficiency.
7 DISCUSSION AND FUTUREWORK
The memory packing methodology presented in this work enables
increased memory resource utilization efficiency in modern FPGAs.
Our approach is general, i.e. can be utilized for any digital circuit
utilizing large parameter memories that are read in predictable
fashion at run-time, and is fast compared to the published state-of-
the-art. In the specific context of dataflowNN inference accelerators,
wherememory resource availability is often a design bottleneck, our
technique can enable a specific accelerator design to target smaller
FPGA devices by becoming more efficient in its OCM usage. The
rapid convergence of the NFD-based algorithms to a final packing
solution enables their use within CNN accelerator design space
exploration frameworks.
Beyond the CNN acceleration applications presented in this pa-
per, we believe the algorithms presented have a general applicability
to FPGA design optimization. Advances can be made by perform-
ing multi-objective optimization that takes throughput, memory
and LUT utilization of the design into consideration during the
evolution process. Thus, evolutionary optimization heuristics can
serve to merge many traditional aspects of FPGA electronic design
automation which are typically solved in isolation.
Table 4: Mapping Efficiency Increase (GA-NFD)
Accelerator BRAM Efficiency ∆BRAM
CNV-W1A1 120 69.3%
CNV-W1A1-Intra 100 82.3% 1.20×
CNV-W1A1-Inter 96 86.6% 1.25×
CNV-W2A2 208 79.9%
CNV-W2A2-Intra 192 86.6% 1.08×
CNV-W2A2-Inter 188 88.4% 1.11×
Tincy-YOLO 578 63.6%
Tincy-YOLO-Intra 456 80.7% 1.27×
Tincy-YOLO-Inter 420 87.6% 1.38×
DoReFaNet 4116 78.8%
DoReFaNet-Intra 3797 85.4% 1.08×
DoReFaNet-Inter 3794 85.5% 1.08×
ReBNet 2880 64.1%
ReBNet-Intra 2363 78.1% 1.22×
ReBNet-Inter 2352 78.4% 1.22×
RN50-W1A2 2064 57.9%
RN50-W1A2-Intra 1440 82.9% 1.43×
RN50-W1A2-Inter 1374 86.9% 1.50×
RN101-W1A2 4240 52.4%
RN101-W1A2-Intra 2748 80.9% 1.54×
RN101-W1A2-Inter 2616 84.9% 1.62×
RN152-W1A2 5904 50.9%
RN152-W1A2-Intra 3758 80.0% 1.57×
RN152-W1A2-Inter 3584 83.9% 1.65×
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